

Comparators


- Compares binary numbers
- Uses the XOR or XNOR

A	B	XOR
0	0	0
0	1	1
1	0	1
1	1	0


A	B	XNOR
0	0	1
0	1	0
1	0	0
1	1	1

2-bit Comparators

A_1, A_0
 B_1, B_0



4-bit Comparator with Inequality



$$\underline{A=B}$$

$$X_E = (\overline{A_3 \oplus B_3})(\overline{A_2 \oplus B_2})(\overline{A_1 \oplus B_1})(\overline{A_0 \oplus B_0})$$

$$\underline{A > B}$$

$$A_3 A_2 A_1 A_0$$

$$B_3 B_2 B_1 B_0$$

If $A_3=1, B_3=0 \Rightarrow A > B$

If $A_3=0, B_3=1 \Rightarrow A < B$

If $A_3=B_3 \Rightarrow$ Look at the next significant bit

A_i	B_i	X_{Gi}
0	0	0
0	1	0
1	0	1 $\Rightarrow A_i \overline{B_i}$
1	1	0

$$X_G = A_3 \overline{B_3} + A_2 \overline{B_2} (\overline{A_3 \oplus B_3}) + A_1 \overline{B_1} (\overline{A_3 \oplus B_3})(\overline{A_2 \oplus B_2}) + A_0 \overline{B_0} (\overline{A_3 \oplus B_3})(\overline{A_2 \oplus B_2})(\overline{A_1 \oplus B_1})$$



$A < B$

$A_i B_i$	X_{Li}
0 0	0
0 1	$1 = \overline{A_i} B_i$
1 0	0
1 1	0

$$X_L = \overline{A_3} B_3 + \overline{A_2} B_2 (\overline{A_3 \oplus B_3}) + \overline{A_1} B_1 (\overline{A_3 \oplus B_3}) (\overline{A_2 \oplus B_2}) + \overline{A_0} B_0 (\overline{A_3 \oplus B_3}) (\overline{A_2 \oplus B_2}) (\overline{A_1 \oplus B_1})$$

Cascading


- Adds three inputs




Decoders

Basic Binary Decoder

- Determines whether a binary number occurs in a circuit
- Output is 1 if a binary number occurs




4-bit Decoder (1 of 16 Decoder)




Cascading


- Two additional inputs (Enablers)
- Two 4-bit decoders can be cascaded to form a 5-bit decoder



BCD-to-7 Segment Decoder




Decimal Digit	A_3	A_2	A_1	A_0	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	1	1	1	0
2	0	0	1	0	1	1	0	1	1	1	0
3	0	0	1	1	1	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1	1	1	0
5	0	1	0	1	1	0	1	1	1	1	0
6	0	1	1	0	1	0	1	0	1	1	0
7	0	1	1	1	1	1	1	0	1	1	0
8	1	0	0	0	1	1	1	1	1	1	0
9	1	0	0	1	1	1	1	1	0	1	0



Encoders


- Decimal to BCD Encoder



Decimal	A_3	A_2	A_1	A_0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

$A_3 = 1$ if 8 OR 9
 $A_2 = 1$ if 4, 5, 6, OR 7
 $A_1 = 1$ if 2, 3, 6, OR 7
 $A_0 = 1$ if 1, 3, 5, 7, OR 9


Don't Need a 0 input



Multiplexers (Data Selectors, MUX)

- Allows for multiple lines of data to go onto a single line
- Parallel to Serial Data Transfer

4-input Multiplexer



Data Select Bits

Combinations of the Data Select Bits represent each of the data inputs

S_1	S_0	Input selected
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3


$$Y = D_0 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_1 S_0 + D_2 S_1 \bar{S}_0 + D_3 S_1 S_0$$

8-input Multiplexer

- Additional Data Select Bit

S_2	S_1	S_0	Input selected
0	0	0	D_0
0	0	1	D_1
0	1	0	D_2
0	1	1	D_3
1	0	0	D_4
1	0	1	D_5
1	1	0	D_6
1	1	1	D_7

$$Y = D_0 \bar{S}_2 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_2 \bar{S}_1 S_0 + D_2 \bar{S}_2 S_1 \bar{S}_0 + D_3 \bar{S}_2 S_1 S_0 + D_4 S_2 \bar{S}_1 \bar{S}_0 + D_5 S_2 \bar{S}_1 S_0 + D_6 S_2 S_1 \bar{S}_0 + D_7 S_2 S_1 S_0$$



- Can use Multiplexers to implement Standard SOP expressions

- Inputs: Data Select Bits


- D's: Activate or deactivate product terms

Implement $X = \bar{A}\bar{B}C + \bar{A}B\bar{C} + ABC$

$\bar{S}_2 \quad \bar{S}_1 \quad S_0 \quad \bar{S}_2 \quad S_1 \quad \bar{S}_0 \quad S_2 \quad S_1 \quad S_0$
 $A = S_2 \quad B = S_1 \quad C = S_0$

Power: D_1, D_2, D_7

Ground: D_0, D_3, D_4, D_5, D_6



Demultiplexers (DEMUX)

- Serial to Parallel data transfer

1 to 4 lines

S_1	S_0	Output Selected	Input
0	0	D_0	$\bar{S}_1 \bar{S}_0 A$
0	1	D_1	$\bar{S}_1 S_0 A$
1	0	D_2	$S_1 \bar{S}_0 A$
1	1	D_3	$S_1 S_0 A$

