

ENGR 2218 – Digital Logic  
Counters


**Counters**

- Counts the pulses in a clock waveform
- Uses J-K Flip-Flops


**Asynchronous (Ripple) Counters**

- Not all Flip-Flops trigger based on the clock


2-bit




3-bit



ENGR 2218 – Digital Logic  
Counters





- Delay times accumulate in an Asynchronous Counter





**Synchronous Counters**

- All Flip-Flops trigger off of the clock
- Utilize the propagation delay times

2-bit



3-bit



**Design of Synchronous Counters**

- Not all sequential circuits follow the weighted binary number system

- Gray Code

- 000
- 001
- 011
- 010
- 110
- 111
- 101
- 100

- Need to use Karnaugh Maps to design the input circuit for the J and K inputs of each Flip-Flop

- Design Components

- Next State Table: Shows the current state and the state that follows
- J-K Transition Table: Shows the values for J and K to achieve a transition in logic level for Q

$Q_{present}$	$Q_{next}$	J	K
0	→ 0	0	X
0	→ 1	1	X
1	→ 0	X	1
1	→ 1	X	0

$J=0, K=0$  (NC)  
 $J=0, K=1$  ( $Q=0$ )  
 $J=1, K=0$  ( $Q=1$ )  
 $J=1, K=1$  (TOGGLE)  
 $J=0, K=1$  ( $Q=0$ )  
 $J=1, K=1$  (TOGGLE)  
 $J=0, K=0$  (NC)  
 $J=1, K=0$  ( $Q=1$ )

- Karnaugh Maps
- Circuit Schematic

**Counters with Truncated Sequences**

- Count to a number less than the max

$2^3$	$2^2$	$2^1$	$2^0$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

$10000$   
 $1001$   
 $100$   
 $101$   
 $110$   
 $111$

Modulus  $\Rightarrow$  Total number of states

4-bit  $\Rightarrow 2^4 = 16$

Truncated Sequence

Modulus  $<$  Max Modulus

Decade Counter

Modulus 10

$0000 \rightarrow 1001$

$0 \rightarrow 9$

